

# Performance of High-k Dielectric Material for Short Channel Length MOSFET Simulated using Silvaco TCAD Tools

Fatin Antasha Anizam, Lyly Nyl Ismail, Norsabrina Sihab and Nur Sa'adah Mohd Sauki

**Abstract**—Short channel effect (SCE) occur in the MOSFET devices when the oxide layer became thinner, and the gate length become shorter. The purposed of this study is to find a new dielectric and gate material to replace the conventional oxide which is silicon dioxide (SiO<sub>2</sub>) and polysilicon as gate material. The objective of this study is to investigate the performance of MOSFET using different types of high-k dielectric material and germanium (Ge) as gate material. The MOSFET structure was fabricated and simulated using Silvaco TCAD tool. The overall performance of the MOSFET is evaluated based on the current-voltage (I-V) characteristics. Result show that MOSFET fabricated with HfO<sub>2</sub> and Ge as dielectric and gate material has high drive current reduce leakage current by a factor of 0.55 from the conventional MOSFET. Therefore, combination of HfO<sub>2</sub> and Ge in MOSFET structure has the best performance compared to SiO<sub>2</sub> and polysilicon because it produces smaller leakage current and smaller V<sub>th</sub> when shrinking the device sizes, hence reducing SCEs.

**Index Terms**—Dielectric material, High-k, short channel effect, threshold voltage.

## I. INTRODUCTION

THE process to diminish the size of MOSFET devices have been control the technology for about three decades and it seems that this trend will continue for many more years [1]. The demands to scale down the channel length comes from DRAM industry as they want to reduce the cost [2].

This manuscript is submitted on 22th June 2021 and accepted on 25th August 2021. Fatin Antasha Anizam is with the School of Electrical Engineering, College of Engineering, University Teknologi MARA Cawangan Pulau Pinang, MALAYSIA (e-mail: antashafatin@gmail.edu.my).

Lyly Nyl Ismail is with the School of Electrical Engineering, College of Engineering, University Teknologi MARA Cawangan Pulau Pinang, MALAYSIA (e-mail: lyllynyl814@uitm.edu.my).

Norsabrina Sihab is with the School of Electrical Engineering, College of Engineering, University Teknologi MARA Cawangan Pulau Pinang, MALAYSIA (e-mail: norsabrina@uitm.edu.my).

Nur Sa'adah Mohd Sauki is with the School of Electrical Engineering, College of Engineering, University Teknologi MARA Cawangan Pulau Pinang, MALAYSIA (e-mail: norsabrina@uitm.edu.my).

1985-5389/© 2021 The Authors. Published by UiTM Press. This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>).

Since 1960, silicon dioxide (SiO<sub>2</sub>) have been used as dielectric materials in microelectronics industry [1]. The gate oxide has been continuously scaled down from days to days as rapidly growth of technology in transistor and integrated circuits technology. Today, the gate oxide has been successfully shrinking up to 1.5 nm thick [2].

Shrinking the size of MOSFET will make the source and drain move closer to the gate. When the gate voltage, V<sub>G</sub> are larger than source-drain voltage, V<sub>DS</sub>, channel or path is created for electron and holes to move from source to drain [3]. Nevertheless, keep increasing V<sub>G</sub>, it causes drain and source to move more closer to gate and causes short channel effect (SCEs) to occur. SCEs will interfere the current flow and potential distributions of MOSFET hence worsen the performances. Some of the limitations to narrowing the size of devices is gate insulator scaling, shallow junction technology, SCEs and off-state leakage current in MOSFET devices. Varied dielectric thickness and channel length can reduce the device's size but leading to tunnelling leakage current between source and drain [4]. In addition, there are several disadvantages of using SiO<sub>2</sub> as dielectric material. SiO<sub>2</sub> have limited maximum capacitance and tunnelling current leakage increases if the thickness of SiO<sub>2</sub> decreased [5]. Consequently, to designs smaller or ultra-thin MOSFET, many things should be considered such as dielectric material.

High-k material is suggested to replace SiO<sub>2</sub> in this study to overcome the SCEs issue. The purpose of using high-k material is because it has low interface state density and good thermal stability [6]. I-V characteristics of MOSFET such as threshold voltage, V<sub>th</sub>, drive current, I<sub>ON</sub> and leakage current, I<sub>OFF</sub> are the parameter that affected when changing the dielectric material because its value depends on the value of the dielectric constant and the thickness of the dielectric layer. With high value of dielectric constant, the thickness of the dielectric or oxide layer can be modified so that the I-V characteristic can be enhanced [7, 8]. Table 1 below summarized some high-k material that compatible with silicon (Si) substrate which has high dielectric constant, *k* and high energy band gap, *E<sub>g</sub>*. Hafnium oxide (HfO<sub>2</sub>) were selected to use a new dielectric material because it has the high dielectric constants ~ 22, high energy gap, *E<sub>g</sub>* in the range of 4.5 ~ 6.0 eV, high I<sub>ON</sub> and low I<sub>OFF</sub>.

Other researcher suggested by changing the material use to fabricate gate from polysilicon to metal can also enhance mobility and reduce leakage current in MOSFET device, hence increased the device performance. This is because metal has lower value of  $E_g$ . Germanium (Ge) are proposed in this study to replace polysilicon because Ge has energy bandgap for around 0.6 eV while polysilicon is 1.1 eV [9].

TABLE I  
PROPERTIES OF HIGH-K DIELECTRIC MATERIAL

MATERIAL	DIELECTRIC CONSTANT, K	Energyband gap, $E_g$ (eV)	Offset $E_g$ (eV)
SiO <sub>2</sub>	3.9	8.9 ~ 9.0	3.0 ~ 3.5
Si <sub>3</sub> N <sub>4</sub>	7.9	5.0 ~ 5.3	2.0 ~ 2.4
Al <sub>2</sub> O <sub>3</sub>	9.5	5.6 ~ 9.0	2.78 ~ 3.5
HfO <sub>2</sub>	22	4.5 ~ 6.0	1.5

Therefore, the objective of this study is to overcome the SCEs in MOSFET fabricate with SiO<sub>2</sub> and polysilicon as dielectric and gate material. This study was to investigate the performance of MOSFET fabricate with high-k dielectric (HfO<sub>2</sub>) and Ge as new dielectric and gate material, respectively. The performance of the new structure MOSFET (HO<sub>2</sub> and Ge) is evaluated based on the I-V characteristics. The result of a new structure MOSFET was compared with conventional MOSFET that use SiO<sub>2</sub> and polysilicon. The fabrication of MOSFET structure was simulated using Silvaco TCAD tool where Athena was used to produce the MOSFET structure and ATLAS to investigate the device performance which is the I-V characteristics.

## II. METHODOLOGY

### A. MOSFET Device Structure

There are two type of MOSFET structure are simulated using Silvaco TCAD tool as shown on Fig.1. First MOSFET structure using SiO<sub>2</sub> and polysilicon as dielectric and gate material, respectively and second structure of MOSFET using high-k and Ge as dielectric and gate material, respectively. Thickness of oxide layer,  $t_{ox}$  and channel length,  $L_g$  was varied to investigate the I-V characteristic which focus on threshold voltage,  $V_{th}$ , drive current,  $I_{ON}$  and leakage current,  $I_{OFF}$ . The performance of MOSFET was compared to investigate which one have the best performances. Athena were used to create a two-dimensional (2D) MOSFET structure. The parameter properties used to create the MOSFET structure are tabulate in Table 2.




Fig. 1. MOSFET structure (a) SiO<sub>2</sub> as dielectric material (b) High-k as dielectric material.

TABLE II  
PARAMETER FOR NMOS STRUCTURE

PARAMETER	MOSFET WITH POLYSI AS GATE	MOSFET with Ge as Gate
Acceptor doping	$1 \times 10^{20}$	$2.02 \times 10^{12}$
Donor doping	$1 \times 10^{20}$	$2.02 \times 10^{12}$
Substrate / channel doping	$1 \times 10^{17}$	$4 \times 10^{15}$
1) Dielectric gate	SiO <sub>2</sub> , Al <sub>2</sub> O <sub>3</sub> , Si <sub>3</sub> N <sub>4</sub> , HfO <sub>2</sub>	HfO <sub>2</sub>
2) Substrate	Si	Si
3) Source	Al	Al
4) Gate	PolySi	PolySi & Ge
5) Drain	Al	Al

### B. ATLAS Simulator

ATLAS has been used to analyse the electrical behaviour in MOSFET structure. It consists of a few files, which are text file, log file and structure file. All the command was written in text file. Structure file store all 2D data related with value of solution and defines all the structure that was simulated. Tony plot is the visualization tool that comprehensives to view and analyse simulator output [11]. In this study, it was used to generate the result and graph of I-V characteristics such as drain current vs gate voltage ( $I_D-V_G$ ), drain current vs drain voltage, ( $I_D-V_D$ ), threshold voltage,  $V_{th}$ , drive current,  $I_{ON}$  and leakage current,  $I_{OFF}$ . Table 3 summarized the list of coding used in ATLAS to extract the  $I_D-V_G$  and  $I_D-V_D$ .

TABLE III  
PROPERTIES OF HIGH-K DIELECTRIC MATERIAL

Symbol	Coding	Explanation
1	<pre> solve init solve vdrain=0.05 solve vdrain=0.1 solve vdrain=0.2 solve vdrain=0.5 log outfile=sio2.log solve vgate=0 vstep=0.05 vfinal=1 name=gate tonyplot sio2.log sio2.net                     </pre>	Set drain biases and $I_D-V_G$ graph was plotted on Tonyplot
2	<pre> solve init solve vgate=3.3 outf=solve_hfo21um load infile=solve_hfo21um log outf= hfo21um.log solve name=drain vdrain=0 vfinal=3.3 vstep=0.3                     </pre>	Set gate biases and $I_D-V_D$ graph was plotted on Tonyplot

## III. RESULTS AND DISCUSSION

The performance of MOSFET structure on  $V_{th}$ , leakage current and  $I_D-V_G$  and  $I_D-V_D$  characteristics can be investigated by vary thickness of oxide,  $t_{ox}$  layer and vary channel length,  $L_g$ .

### A. Fabrication of MOSFET structure

Figure 2 show the two types of MOSFET structure that was simulated using ATHENA. Figure 2(a) show the 1<sup>st</sup> MOSFET structure with SiO<sub>2</sub> and polysilicon as dielectric and gate

material while Fig. 2(b) show the 2<sup>nd</sup> MOSFET structure with HfO<sub>2</sub> and Ge as dielectric and gate material. For both structure the oxide thickness,  $t_{ox}$  and channel length was set to be fixed values which is  $t_{ox}$  is 10 nm and  $L_g$  is 1.0  $\mu$ m because these two values are the maximum value for SiO<sub>2</sub> as dielectric. Above these values, MOSFET with SiO<sub>2</sub> start showing the degradation in device performance due to SCEs effect.

Once the MOSFET structure are constructed, the extract data for I-V characteristics which is  $I_D$ - $V_D$  and  $I_D$ - $V_G$  can be obtained. From the  $I_D$ - $V_D$  and  $I_D$ - $V_G$ , data for  $V_{th}$ ,  $I_{ON}$  and  $I_{OFF}$  can be obtained. Data for  $I_{ON}$  and  $I_{OFF}$  was used to identify which structure has the best MOSFET performance, best MOSFET structure performance was obtained when  $I_{OFF} = 0$  and has higher value of  $I_{ON}$ . Equation (1) show the relationship between dielectric constant,  $k$  and oxide thickness,  $t_{ox}$  [12]. Smaller  $k$  with smaller  $t_{ox}$  produce larger capacitance hence higher in device leakage current,  $I_{OFF}$ . It is undesirable to have high  $I_{OFF}$  because high-power consumption and decreases the efficiency of the system. High  $I_{ON}$  was needed to control process of charge and discharge the circuit and it can be used for fast switching device[2].

$$\frac{C_{ox}}{A} = \frac{k \times \epsilon_0}{t_{ox}} \quad (1)$$




Fig. 2. MOSFET structure with (a) SiO<sub>2</sub> and polySi as dielectric and gate material (b) HfO<sub>2</sub> and Ge as dielectric and gate material.

Figure 3 shows  $I_D$ - $V_G$  graph for MOSFET with different dielectric material. It shows that HfO<sub>2</sub> has larger value of  $I_{ON} \sim 60.5 \times 10^{-6}$  A/ $\mu$ m and low  $I_{OFF} \sim 92.4 \times 10^{-12}$  A/ $\mu$ m when compared to SiO<sub>2</sub> with  $I_{ON}$  of  $21.5 \times 10^{-6}$  A/ $\mu$ m and  $I_{OFF}$  of  $0.126 \times 10^{-9}$  A/ $\mu$ m. This result proved that using HfO<sub>2</sub> as dielectric material can increase the MOSFET performance because it has higher value of  $I_{ON}$  and low value of  $I_{OFF}$  due to high value of  $k$  even though it has low mobility.




Fig. 3.  $I_D$ - $V_D$  graph for MOSFET structure with SiO<sub>2</sub> and HfO<sub>2</sub> as dielectric material.

### B. Fabrication of MOSFET using different gate material

The purpose of simulating MOSFET with different gate material is to enhance the lower mobility that occur in the MOSFET structure with SiO<sub>2</sub> and HfO<sub>2</sub>. Patiya et.al stated that material with lower energy band gap are capable to boost the mobility of a device. Higher mobility device has less leakage current and smaller subthreshold voltage,  $subvt$  [9].

Figure 4 show the comparison of  $I_D$ - $V_G$  graph MOSFET with HfO<sub>2</sub> as dielectric and polysilicon and Ge as gate material. MOSFET with Ge has  $I_{OFF}$  of  $6.94 \times 10^{-11}$  A/ $\mu$ m and  $I_{ON}$  is  $1.63 \times 10^{-6}$  A/ $\mu$ m. While MOSFET with polysilicon has  $I_{OFF}$  of  $1.2 \times 10^{-10}$  A/ $\mu$ m and  $I_{ON}$  is  $7.19 \times 10^{-5}$  A/ $\mu$ m. From the result show that MOSFET with Ge has reduced leakage current by a factor of 0.58. This result proved that using Ge as gate material enhance the MOSFET performance because Ge serves as a carrier and can pack in more electrons than polysilicon [9, 13]. It also concludes that HfO<sub>2</sub> and Ge are having good MOSFET performance.




Fig. 4. Comparison of  $I_D$ - $V_G$  graph for MOSFET structure with HfO<sub>2</sub> as dielectric and PolySi and Ge as gate material.

### C. Effect of Oxide Thickness

Oxide thickness,  $t_{ox}$  also play important role in determine the MOSFET performance. Equation (1) and (2) show the relationship between  $t_{ox}$  and  $V_{th}$ . The device with thinner oxide layer has higher  $I_{ON}$  and it has lower gate control for the process of turning “on and off” of the device [16]. It also shows better interface layer between dielectric and gate material and hence improve the performance of the transistor [14].

Leakage current,  $I_{OFF}$  can be obtained from the  $I_D$ - $V_G$  graph which is at low drain voltage,  $V_D$ . Leakage current was triggered by the charging tunneling of the traps in the interface between oxides and the semiconductor [15].  $I_{OFF}$  become higher due to weak inversion state leakage that is a function of  $V_{th}$ .

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_G - V_T)^2 \quad (2)$$

Figure 5 and fig. 6 illustrates the thickness of oxide layer that was vary from 5 to 15 nm for both MOSFET structure. Figure 7 show the  $I_D-V_G$  graph of MOSFET when  $t_{ox}$  at 5nm.




Fig. 5. 1<sup>st</sup> MOSFET structure with variation of oxide thickness (a) 5 nm (b) 10 nm (c) 15 nm




Fig. 6. 2<sup>nd</sup> MOSFET structure with variation of oxide thickness (a) 5 nm (b) 10 nm (c) 15 nm

$I_{OFF}$  can be reduced by reducing *subvt* as reducing  $t_{ox}$  will decrease  $C_{ox}$  hence *subvt* is lower. *Subvt* was defined by using Eq. (3). If  $V_G$  is under  $V_{th}$ , the transistor flows into the subvt region with a very tiny current[3]. Fast switching device was obtained on a device with lower *subvt* [10]. High-k material has acceptable  $I_{ON}$  that reduce *subvt*. *Subvt* determines how much gate voltage swing that is needed to change the current one-decade, based on the result obtained in Table 3, the value is around 70 ~ 100 mV/decade[3]. Thus,  $HfO_2$  was fast switching device that has smallest *subvt* value as compared to  $SiO_2$ .




Fig. 7.  $I_D-V_G$  graph for oxide thickness at 5 nm

Table 4 show the comparison of I-V data when  $t_{ox}$  is varies. Thicker oxide layer affect increasing in  $V_{GS}$  and increase  $I_{OFF}$ . Besides, it also proves that the  $V_{th}$  value will increase as  $t_{ox}$  increase.

TABLE IV

	$SiO_2$			$HfO_2$		
	5	10	15	5	10	15
$t_{ox}$ (nm)	5	10	15	5	10	15
$V_{th}$ (V)	0.361	0.365	0.377	0.114	0.119	0.124
Subvt (mV/decade)	0.076	0.081	0.086	0.074	0.075	0.076
$I_{ON}$ ( $\times 10^{-6}$ A/cm)	36.1	21.5	15.1	1.66	1.63	1.61
$I_{OFF}$ ( $\times 10^{-12}$ A/cm)	122	126	128	68.8	69.4	70.1
$I_{ON}/I_{OFF}$ ( $\times 10^6$ )	0.295	0.171	0.118	0.024	0.023	0.023

#### D. Effect of Channel Length

Channel length is directly proportional with  $V_{th}$ . When  $V_{th}$  drop too much,  $I_{OFF}$  become too large and  $L_g$  will turned to unacceptable value. Theoretical, by decreasing  $L_g$ , the saturation drain current will increase.

In this study,  $L_g$  was varied from 0.5  $\mu m$ , 0.8  $\mu m$  and 1.0  $\mu m$  to obtain the optimized  $L_g$  with good performance MOSFET. Figure 8 and fig. 9 shows the comparison  $I_D-V_G$  for MOSFET with  $SiO_2$  and  $HfO_2$  when  $L_g$  is varies. Reducing  $L_g$ , increased the saturation drain current,  $I_{DS}$  and reducing the  $V_{th}$  value. As  $V_{th}$  was reduced, distance for drain to source and drain to channel also reduced.  $L_g$  with 0.8 $\mu m$  show the best optimized data for MOSFET fabricate with  $SiO_2$  and  $HfO_2$ . Figure 10 show the comparison graph of  $I_D-V_G$  for MOSFET with  $SiO_2$  and  $HfO_2$  at  $L_g$  of 0.8  $\mu m$ .




Fig. 8. MOSFET structure with  $SiO_2$  when channel length is varies.




Fig. 9. MOSFET structure with  $HfO_2$  when channel length is varies





 Fig. 10. Comparison of  $I_D$ - $V_D$  graph for  $\text{SiO}_2$  and  $\text{HfO}_2$  at  $L_g$  is 0.8um

Figure 11 and fig.12 illustrates  $I_D$ - $V_G$  graph when  $L_g$  was varied for MOSFET structure using  $\text{SiO}_2$  and  $\text{HfO}_2$  respectively. From this graph, it clearly shows linear and saturation region. As  $L_g$  decreased, distance between drain and source and drain to channel are also reduce. Modulation of the  $L_g$  ensures that the saturation region marginally decreases as the drain to source voltage rises. Both  $I_D$ - $V_D$  graph for MOSFET with  $\text{SiO}_2$  and  $\text{HfO}_2$ , it clearly shows that both device with shorter channel suffers more from channel modulation effect [18]. MOSFET with  $\text{HfO}_2$  and Ge has lower channel length modulation effect as compare to MOSFET with  $\text{SiO}_2$  and polysilicon.


 Fig. 11.  $I_D$ - $V_D$  for MOSFET structure with  $\text{SiO}_2$  when channel length is varies

 Fig. 12.  $I_D$ - $V_D$  MOSFET structure with  $\text{HfO}_2$  when channel length is varies.

Gate material engineering increase surface potential in the channel at the contact of two metals which makes the field to reallocate at the drain end [18]. According to Fig. 12, the drain bias voltage,  $V_D$  has no significant effect on the inversion layer hence no channel length modulation effect is observed in the device structure [18]. Reducing the  $L_g$  width affect  $V_{th}$  and  $I_{OFF}$  because both was modulated by the width.

The variation of  $L_g$  was fabricate and the data has been recorded in Table 5. Table 5 illustrate the comparison reading for  $\text{SiO}_2$  and  $\text{HfO}_2$  where shorter gate length has highest  $I_{OFF}$  for  $\text{SiO}_2$  structure while for shorter gate length of  $\text{HfO}_2$  structure has smallest  $I_{OFF}$ . Besides, it also shows that the present of high-k material and lower energy bandgap of metal has changed device performance. High-k device has lower  $I_{OFF}$ , smaller  $V_{th}$  and smaller *subvt*. Thus, SCEs was control by using  $\text{HfO}_2$  as dielectric gate and Ge as gate. The relationship between  $L_g$  and  $V_{th}$  shows that, shorter  $L_g$  affect smallest value of  $V_{th}$ . The charge in depletion region was support by drain and source. Meanwhile, charge support in gate region decrease and it reduce  $V_{th}$  value.  $V_{th}$  decrease with reduction in  $L_g$  hence reduce *subvt*. On the other hand, the relationship between  $L_g$ ,  $I_{OFF}$  for  $\text{SiO}_2$  structure indicates that the shorter the channel length, it has higher  $I_{OFF}$ . The short MOSFET channel required lower energy supply to reduce electrical domains internally and power consumption [13]. A smallest  $I_{OFF}$  should be maintained to minimize the static power of a circuit. Shrinking the channel length on  $\text{HfO}_2$  MOSFET has smaller  $I_{OFF}$  compare to  $\text{SiO}_2$ .

	$\text{SiO}_2$			$\text{HfO}_2$		
$L_g$ (nm)	0.5	0.8	1.0	0.5	0.8	1.0
$V_{th}$ (V)	0.3207	0.3548	0.3654	0.1029	0.1133	0.1191
Subvt (mV/de c)	0.0905	0.0823	0.0809	0.0753	0.0747	0.0750
$I_{ON}$ ( $\times 10^{-6}$ A/cm)	43.8	27	21.5	1.89	1.88	1.63
$I_{OFF}$ ( $\times 10^{-12}$ A/cm)	144	115	126	48.6	61.6	69.4
$I_{ON}/I_{OFF}$ ( $\times 10^6$ )	0.311	0.235	0.171	0.0389	0.0305	0.0235

#### IV. CONCLUSION

MOSFET structure was successfully design in Silvaco TCAD tool using different type of high-k dielectric material. Fast switching device need higher value of  $I_{ON}$  and it can be obtained from  $\text{HfO}_2$  structure that has dielectric constant  $k=22$  bigger than  $\text{SiO}_2$  with  $k=3.9$ . Hence,  $\text{HfO}_2$  was choose as new dielectric material that qualified to reduce SCEs. The variation of polysilicon and Ge able to control SCEs due to a decrement in leakage current by a factor of 0.55. On the other hand, thinner oxide layer and shorter gate length lead to SCEs. Reducing the size of structure can still enhance MOSFET performance in  $V_{th}$ ,  $I_{OFF}$  and I-V characteristics. This is because SCEs was reduced in  $\text{HfO}_2$  structure and the result show it has smaller  $V_{th}$  and  $I_{OFF}$  in comparisons with conventional structure. Therefore, material

with high-k material such as  $\text{HfO}_2$  is suitable to combine with lower energy bandgap metal, Ge to produce smaller size of MOSFET with high efficiency performance. This proved that material with highest dielectric constant than  $\text{HfO}_2$  and metal with lower energy bandgap are suggested for future study as it can reduce SCEs.

MOSFET: 3-D TCAD Simulation," in *International conference on design and manufacturing*, India, 2013

#### ACKNOWLEDGMENT

The author like to express their gratitudes to UiTM Cawangan Pulau Pinang for providing the funding, laboratory facilities and technical support.

#### REFERENCES

- [1] V. M. S. a. G. S. Himangi Sood, "Advanced MOSFET Technologies for Next Generation Communication Systems - Perspective and Challenges: A Review," *Journal of Engineering Science and Technology Review*, pp. 180-195, 19 July 2018.
- [2] A. Sarkar, "Short Channel Effects (SCEs) in sub-100nm MOSFET: A Review," IEW, India: CRC Press, 2016.
- [3] C. H. J. W. E. D. N. K. N. a. C. H. Bin Yu, "Short-Channel Effect Improved by Lateral Channel Engineering in Deep-Submicrometer MOSFET's," *IEEE Transactions on Electron Devices*, vol. 44, no. 4, pp. 627-634, April 1997.
- [4] S. D. a. A. S. Sakshi, "Analyzing the effect of gate dielectric on the leakage currents," in *MATEC Web Conferences*, India, 2016.
- [5] J. W. B. Majkusiak, Theoretical limit for the  $\text{SiO}_2$  thickness in silicon MOS devices, Poland: Kluwer Academic Publisher, 2016
- [6] I. B. A. a. B. B. Y. M. Norani Bt. Atan, "Effect og high-k dielectric with metal gate for electrical characteristics of 18nm NMOS device," *IEEE-ICSE2014*, Kuala Lumpur, Malaysia, 2014.
- [7] S. D. a. a. S. Sakshi, "Analyzing the effect of gate dielectric on the leakage currents," in *MATEC web conferences*, India, 2016
- [8] A. p. N. a. D. U. C. Nelsa Abraham, "Modeling and Simulation Studies of 22nm Multigate bulk FinFET Structures with Different Dielectric Materials," *International Journal of Electronics Engineering Research*, vol. 9, no. 2, pp. 255-266, 2017
- [9] R. D. a. N. Patiya, "Electrical Characteristics Assessment on Heterojunction Tunnel FET (HTFET) by Optimizing Various High-k Material:  $\text{HfO}_2/\text{ZrO}_2$ ," *International Journal of Innovative Technology and Exploring Engineering (IJITEE)*, vol. 8, no. 10, pp. 2278-3075, 2019.
- [10] M. K. A. N. P. S. E. U. S. S. H. Ceric, "Vista status report December 2005," Institute for Microelectronics Technical Vienna, Australia, 2005.
- [11] M. S. I. K. R. Y. Ray Duffy, "Germanium Doping Challenges," in *13th International Workshop on Junction Technology 2013*, Ireland, 2013
- [12] R. N. Vaidotas Barzdenas, Microtechnologies, Vilnius: Vilnius Technika, 2017.
- [13] Z. N. K. a. S. A. Khan, "Incorporation of Ge on High K Dielectric Material for Different," *Journal of Nanomaterials*, vol. 2018, no. 2497352, pp. 1-7, 2018.
- [14] S. M. a. H. M. M. Kaushik Roy, "Leakage Curent in Deep Submicron CMOS Circuits," *Journal od Circuits, Systems and Computers*, vol. 11, no. 6, pp. 1-26, 2002.
- [15] D. D. & H. H. Mohammad Karbalaeei, "Impact of high-k gate dielectric with different angles of coverage on the electrical characteristics of gate all around field effect transistor: a simulation study," *Journal Pre-proofs*, vol. 16, no. 102823, pp. 1-17, 2019
- [16] J.-C. F. a. S.-F. Lee, "Effect of oxide layer in metal oxide semiconductor sytem," in *MATEC Web of Conferences*, Taiwan, 2016.
- [17] G. T. a. K. Ghosh, "Theoretical analysis and optimization of high-k dielectric layers for designing high-performance and low-power-dissipation nanoscale double-gate MOSFETs," *Journal of Computational Electronics*, vol. 18, no. 15, pp. 924-940, 2019.
- [18] J. Westlinder, "Investigation of Novel Metal Gate and High-k Dielectric Materials for CMOS Technologies," *Acta Universitatis Upsaliensis*, pp. 1-72, 2004.
- [19] K. A. E. T. E. C. a. W. S. Matthew Merry, "Optimization of device performance using semiconductor TCAD tools," Silvaco.com, Michigan, 2001.
- [20] N. V. A. K. A. R. A. M. Bhanu chandar D, "Suppression of short channel effect (SCEs) by dual material gate vertical surrounding gate (DMGVSG)